

# BLF8G20LS-260A

Power LDMOS transistor

Rev. 4 — 12 July 2013

Product data sheet

## 1. Product profile

### 1.1 General description

260 W LDMOS packaged asymmetric Doherty power transistor for base station applications at frequencies from 1805 MHz to 1880 MHz.

**Table 1. Typical performance**

Typical RF performance at  $T_{case} = 25\text{ °C}$  in an asymmetrical Doherty production test circuit.

Test signal	f (MHz)	V <sub>DS</sub> (V)	P <sub>L(AV)</sub> (W)	G <sub>p</sub> (dB)	η <sub>D</sub> (%)	ACPR (dBc)
1-carrier W-CDMA <sup>[1]</sup>	1805 to 1880	28	50	15.9	45.5	-29 <sup>[2]</sup>

[1] V<sub>DS</sub> = 28 V; I<sub>Dq</sub> = 750 mA (main); V<sub>GS(amp)peak</sub> = 0.80 V.

[2] Test signal: 3GPP test model 1; 64 DPCH; PAR = 9.65 dB at 0.01% probability on CCDF per carrier.

### 1.2 Features and benefits

- Excellent ruggedness
- High-efficiency
- Low R<sub>th</sub> providing excellent thermal stability
- Designed for broadband operation (1805 MHz to 1880 MHz)
- Asymmetric design to achieve optimum efficiency across the band
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent digital pre-distortion capability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)



### 1.3 Applications

- RF power amplifiers for W-CDMA base stations and GSM multi carrier applications in the 1805 MHz to 1880 MHz frequency range



## 2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
1	drain1 (main)		
2	drain2 (peak)		
3	gate1 (main)		
4	gate2 (peak)		
5	source		

[1] Connected to flange.

## 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BLF8G20LS-260A	-	earless flanged balanced ceramic package; 4 leads	SOT539B

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	65	V
$V_{GS(amp)main}$	main amplifier gate-source voltage		-0.5	+13	V
$V_{GS(amp)peak}$	peak amplifier gate-source voltage		-0.5	+13	V
$T_{stg}$	storage temperature		-65	+150	°C
$T_j$	junction temperature	[1]	-	225	°C

[1] Continuous use at maximum temperature will affect reliability.

## 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-c)}$	thermal resistance from junction to case	$V_{DS} = 28\text{ V}; I_{Dq} = 750\text{ mA (main)};$ $V_{GS(amp)peak} = 0.80\text{ V}; T_{case} = 80\text{ °C}$		
		$P_L = 50\text{ W}$	0.36	K/W
		$P_L = 200\text{ W}$	0.29	K/W

**6. Characteristics**

**Table 6. DC characteristics**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Main device</b>						
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 1.44\text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10\text{ V}; I_D = 144\text{ mA}$	1.5	1.9	2.3	V
$V_{GSq}$	gate-source quiescent voltage	$V_{DS} = 28\text{ V}; I_D = 750\text{ mA}$	1.7	2.1	2.5	V
$I_{DSS}$	drain leakage current	$V_{GS} = 0\text{ V}; V_{DS} = 28\text{ V}$	-	-	2.8	$\mu\text{A}$
$I_{DSX}$	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75\text{ V}; V_{DS} = 10\text{ V}$	-	27	-	A
$I_{GSS}$	gate leakage current	$V_{GS} = 11\text{ V}; V_{DS} = 0\text{ V}$	-	-	280	nA
$g_{fs}$	forward transconductance	$V_{DS} = 10\text{ V}; I_D = 5.04\text{ A}$	-	9.70	-	S
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75\text{ V}; I_D = 5.04\text{ A}$	-	102	166	$\text{m}\Omega$
<b>Peak device</b>						
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 2.2\text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10\text{ V}; I_D = 220\text{ mA}$	1.5	1.9	2.3	V
$V_{GSq}$	gate-source quiescent voltage	$V_{DS} = 28\text{ V}; I_D = 1200\text{ mA}$	1.7	2.1	2.5	V
$I_{DSS}$	drain leakage current	$V_{GS} = 0\text{ V}; V_{DS} = 28\text{ V}$	-	-	2.8	$\mu\text{A}$
$I_{DSX}$	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75\text{ V}; V_{DS} = 10\text{ V}$	-	41	-	A
$I_{GSS}$	gate leakage current	$V_{GS} = 11\text{ V}; V_{DS} = 0\text{ V}$	-	-	280	nA
$g_{fs}$	forward transconductance	$V_{DS} = 10\text{ V}; I_D = 7.70\text{ A}$	-	14.9	-	S
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75\text{ V}; I_D = 7.7\text{ A}$	-	66	112	$\text{m}\Omega$

**Table 7. RF characteristics**

Test signal: 1-carrier W-CDMA; PAR = 9.65 dB at 0.01 % probability on the CCDF; 3GPP test model 1; 1 - 64 DPCH;  $f_1 = 1810\text{ MHz}; f_2 = 1875\text{ MHz}$ ; RF performance at  $V_{DS} = 28\text{ V}; I_{Dq} = 750\text{ mA}$  (main);  $V_{GS(amp)peak} = 0.80\text{ V}; T_{case} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified; in an asymmetrical Doherty production test circuit at 1805 MHz to 1880 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$G_p$	power gain	$P_{L(AV)} = 50\text{ W}$	14.7	15.9	-	dB
$RL_{in}$	input return loss	$P_{L(AV)} = 50\text{ W}$	-	-11	-7	dB
$\eta_D$	drain efficiency	$P_{L(AV)} = 50\text{ W}$	40	45.5	-	%
ACPR	adjacent channel power ratio	$P_{L(AV)} = 50\text{ W}$	-	-29	-24	dBc

**Table 8. RF characteristics**

Test signal: 1-carrier W-CDMA; PAR = 9.65 dB at 0.01 % probability on the CCDF; 3GPP test model 1; 1 - 64 DPCH;  $f = 1877.5\text{ MHz}$ ; RF performance at  $V_{DS} = 28\text{ V}; I_{Dq} = 750\text{ mA}$  (main);  $V_{GS(amp)peak} = 0.80\text{ V}; T_{case} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified; in an asymmetrical Doherty production test circuit at 1805 MHz to 1880 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$PAR_O$	output peak-to-average ratio	$P_{L(AV)} = 60\text{ W}$	6.4	7.0	-	dB
$P_{L(M)}$	peak output power		257	300	-	W

## 7. Test information

### 7.1 Ruggedness in Doherty operation

The BLF8G20LS-260A is capable of withstanding a load mismatch corresponding to a VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 750\text{ mA}$  (main);  $V_{GS(amp)peak} = 0.80\text{ V}$ ;  $P_L = 200\text{ W}$  (CW);  $f = 1805\text{ MHz}$  to  $1880\text{ MHz}$ .

### 7.2 Impedance information

**Table 9. Typical impedance of main device**

Measured load-pull data of main device;  $I_{Dq} = 750\text{ mA}$  (main);  $V_{DS} = 28\text{ V}$ .

f (MHz)	$Z_S$ <sup>[1]</sup> ( $\Omega$ )	$Z_L$ <sup>[1]</sup> ( $\Omega$ )	$P_L$ <sup>[2]</sup> (W)	$\eta_D$ <sup>[2]</sup> (%)	$G_p$ <sup>[2]</sup> (dB)
<b>Maximum power load</b>					
1810	1.0 – j3.7	1.4 – j4.1	172	56.3	15.1
1840	1.0 – j3.9	1.4 – j3.9	167	55.9	15.1
1880	1.1 – j4.0	1.4 – j3.6	162	57.4	15.3
<b>Maximum drain efficiency load</b>					
1810	1.0 – j3.7	2.6 – j2.4	114	67	17.5
1840	1.0 – j3.9	2.4 – j2.8	126	66	17.3
1880	1.1 – j4.0	2.3 – j2.7	120	66	17.6

[1]  $Z_S$  and  $Z_L$  defined in [Figure 1](#).

[2] at 3 dB gain compression.

**Table 10. Typical impedance of peak device**


Measured load-pull data of peak device;  $I_{Dq} = 1200\text{ mA}$  (peak);  $V_{DS} = 28\text{ V}$ .

f (MHz)	$Z_S$ <sup>[1]</sup> ( $\Omega$ )	$Z_L$ <sup>[1]</sup> ( $\Omega$ )	$P_L$ <sup>[2]</sup> (W)	$\eta_D$ <sup>[2]</sup> (%)	$G_p$ <sup>[2]</sup> (dB)
<b>Maximum power load</b>					
1810	0.8 – j3.7	1.8 – j4.5	240	54	15.3
1840	0.7 – j3.9	1.8 – j4.3	238	56	15.4
1880	0.7 – j4.0	1.7 – j4.0	233	57	15.8

**Table 10. Typical impedance of peak device ...continued**  
 Measured load-pull data of peak device;  $I_{Dq} = 1200 \text{ mA (peak)}$ ;  $V_{DS} = 28 \text{ V}$ .

f (MHz)	$Z_S$ <sup>[1]</sup> ( $\Omega$ )	$Z_L$ <sup>[1]</sup> ( $\Omega$ )	$P_L$ <sup>[2]</sup> (W)	$\eta_D$ <sup>[2]</sup> (%)	$G_p$ <sup>[2]</sup> (dB)
<b>Maximum drain efficiency load</b>					
1810	0.8 – j3.7	2.6 – j2.6	176	67	18.1
1840	0.7 – j3.9	2.4 – j2.4	162	66	18.3
1880	0.7 – j4.0	2.3 – j2.5	163	65	18.4

- [1]  $Z_S$  and  $Z_L$  defined in [Figure 1](#).
- [2] at 3 dB gain compression.



**Fig 1. Definition of transistor impedance**

**7.3 Recommended impedances for Doherty design**

**Table 11. Typical impedance of main device at 1 : 1 load**  
 Measured load-pull data of main device;  $I_{Dq} = 750 \text{ mA (main)}$ ;  $V_{DS} = 28 \text{ V}$ .

f (MHz)	$Z_S$ <sup>[1]</sup> ( $\Omega$ )	$Z_L$ <sup>[1]</sup> ( $\Omega$ )	$P_L$ <sup>[2]</sup> (dBm)	$\eta_D$ <sup>[3]</sup> (%)	$G_p$ <sup>[3]</sup> (dB)
1810	1.0 – j3.7	1.4 – j4.1	52.38	33.8	18.0
1840	1.0 – j3.9	1.4 – j3.8	52.23	34.3	18.1
1880	1.1 – j4.0	1.3 – j3.6	52.08	35.0	18.3

- [1]  $Z_S$  and  $Z_L$  defined in [Figure 1](#).
- [2] at 3 dB gain compression.
- [3] at  $P_{L(AV)} = 47 \text{ dBm}$ .

**Table 12. Typical impedance of main device at 1 : 2.5 load**  
 Measured load-pull data of main device;  $I_{Dq} = 750 \text{ mA (main)}$ ;  $V_{DS} = 28 \text{ V}$ .

f (MHz)	$Z_S$ <sup>[1]</sup> ( $\Omega$ )	$Z_L$ <sup>[1]</sup> ( $\Omega$ )	$P_L$ <sup>[2]</sup> (dBm)	$\eta_D$ <sup>[3]</sup> (%)	$G_p$ <sup>[3]</sup> (dB)
1810	1.0 – j3.7	2.4 – j2.6	50.83	47.3	20.2
1840	1.0 – j3.9	2.8 – j3.0	50.47	50.2	20.8
1880	1.1 – j4.0	3.1 – j2.7	50.25	50.9	21.2

- [1]  $Z_S$  and  $Z_L$  defined in [Figure 1](#).
- [2] at 3 dB gain compression.
- [3] at  $P_{L(AV)} = 47 \text{ dBm}$ .

**Table 13. Typical impedance of peak device at 1 : 1 load**

Measured load-pull data of peak device;  $I_{Dq} = 1200 \text{ mA (peak)}$ ;  $V_{DS} = 28 \text{ V}$ .

f (MHz)	$Z_S$ <sup>[1]</sup> ( $\Omega$ )	$Z_L$ <sup>[1]</sup> ( $\Omega$ )	$P_L$ <sup>[2]</sup> (dBm)	$\eta_D$ <sup>[2]</sup> (%)	$G_p$ <sup>[2]</sup> (dB)
1810	0.8 – j3.7	2.2 – j4.3	53.70	59.1	16.1
1840	0.7 – j3.9	2.1 – j4.0	53.69	61.2	16.3
1880	0.7 – j4.0	2.1 – j3.7	53.43	62.0	16.8


[1]  $Z_S$  and  $Z_L$  defined in [Figure 1](#).

[2] at 3 dB gain compression.

**Table 14. Off-state impedances of peak device**

f (MHz)	$Z_{off}$ ( $\Omega$ )
1810	0.5 – j0.1
1840	0.4 + j0.5
1880	0.4 + j4.0

**7.4 Test circuit**



Printed-Circuit Board (PCB): Rogers RO4350; thickness = 0.508 mm.

See [Table 15](#) for list of components.

**Fig 2. Component layout for test circuit**


**Table 15. List of components**


For test circuit, see [Figure 2](#).

Component	Description	Value	Remarks
C1, C2, C18, C29	multilayer ceramic chip capacitor	1 $\mu$ F	Murata
C11, C12, C14, C15, C16, C22, C23, C25, C31	multilayer ceramic chip capacitor	30 pF	ATC100B
C13	multilayer ceramic chip capacitor	0.5 pF	ATC800B
C17, C26	multilayer ceramic chip capacitor	100 nF	Murata
C19, C27, C30, C32	multilayer ceramic chip capacitor	10 $\mu$ F	Murata
C20, C28	electrolytic capacitor	2200 $\mu$ F	Panasonic
C21	multilayer ceramic chip capacitor	0.3 pF	ATC800B
C24	multilayer ceramic chip capacitor	1.2 pF	ATC800B
R17, R18	resistor	5.1 $\Omega$	SMD1206
R27	resistor	50 $\Omega$	EMC
R28, R29	resistor	9.1 $\Omega$	Vishay Dale
R30	resistor	5.6 $\Omega$	SMD1206
L3, L4	ferrite bead	-	Fair Rite 2743019447
L5, L6	inductor	12 nH	Coilcraft
X1	hybrid coupler	-	Anaren X3C19P1-03S

## 7.5 Graphical data

### 7.5.1 CW pulsed






$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .

- (1)  $f = 1805\text{ MHz}$
- (2)  $f = 1842.5\text{ MHz}$
- (3)  $f = 1880\text{ MHz}$

Fig 5. Input return loss as a function of output power; typical values

7.5.2 2-Carrier W-CDMA


2-carrier W-CDMA; PAR = 7.5 dB per carrier at 0.01 % probability on the CCDF; 3GPP test model with 64 DPCH (46 % clipping).



$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .

- (1)  $f = 1807.5\text{ MHz}$
- (2)  $f = 1842.5\text{ MHz}$
- (3)  $f = 1877.5\text{ MHz}$

Fig 6. Power gain and drain efficiency as function of output power; typical values




$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .

- (1)  $f = 1805\text{ MHz}$
- (2)  $f = 1842.5\text{ MHz}$
- (3)  $f = 1880\text{ MHz}$


Fig 7. Power gain and drain efficiency as function of output power; typical values





$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .  
 (1)  $f = 1807.5\text{ MHz}$   
 (2)  $f = 1842.5\text{ MHz}$   
 (3)  $f = 1877.5\text{ MHz}$

**Fig 8. Input return loss as a function of output power; typical values**




$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .  
 (1)  $f = 1807.5\text{ MHz}$   
 (2)  $f = 1842.5\text{ MHz}$   
 (3)  $f = 1877.5\text{ MHz}$

**Fig 9. Adjacent channel power ratio (5 MHz) and Adjacent channel power ratio (10 MHz) as function of output power; typical values**


**7.5.3 1-Carrier W-CDMA**

1-carrier W-CDMA; PAR = 9.65 dB per carrier at 0.01 % probability on the CCDF; 3GPP test model with 64 DPCH (no clipping).




$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .  
 (1)  $f = 1810\text{ MHz}$   
 (2)  $f = 1875\text{ MHz}$

**Fig 10. Power gain and drain efficiency as function of output power; typical values**



$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .  
 (1)  $f = 1810\text{ MHz}$   
 (2)  $f = 1875\text{ MHz}$

**Fig 11. Adjacent channel power ratio (5 MHz) as a function of output power; typical values**



$V_{DS} = 28\text{ V}$ ;  $I_{Dq} = 746\text{ mA}$ ;  $V_{GS(amp)peak} = 0.80\text{ V}$ .

- (1)  $f = 1810\text{ MHz}$
- (2)  $f = 1875\text{ MHz}$

**Fig 12. Input return loss as a function of output power; typical values**

8. Package outline

Earless flanged balanced ceramic package; 4 leads

SOT539B




Fig 13. Package outline SOT539B

## 9. Handling information

### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

## 10. Abbreviations

**Table 16. Abbreviations**

Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
ESD	ElectroStatic Discharge
GSM	Global System for Mobile communications
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
PAR	Peak-to-Average Ratio
SMD	Surface Mounted Device
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

## 11. Revision history

**Table 17. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF8G20LS-260A v.4	20130712	Product data sheet	-	BLF8G20LS-260A v.3
Modifications:	<ul style="list-style-type: none"> <li>The package outline <a href="#">Figure 13</a> is updated.</li> </ul>			
BLF8G20LS-260A v.3	20130501	Product data sheet	-	BLF8G20LS-260A v.2
Modifications:	<ul style="list-style-type: none"> <li>Section 1.1 on page 1: section has been updated.</li> <li>Table 4 on page 2: table has been updated.</li> <li>Table 7 on page 3: table has been updated.</li> <li>Table 8 on page 3: table has been added.</li> <li>Table 9 on page 4: table has been updated.</li> <li>Table 10 on page 4: table has been updated.</li> <li>Section 7.3 on page 5: section has been added.</li> <li>Table 15 on page 7: table has been updated.</li> <li>Section 7.5.2 on page 8: section has been updated.</li> <li>Section 7.5.3 on page 9: section has been added.</li> </ul>			
BLF8G20LS-260A v.2	20121109	Preliminary data sheet	-	BLF8G20LS-260A v.1
BLF8G20LS-260A v.1	20120913	Objective data sheet	-	-

## 12. Legal information

### 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 12.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 13. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 14. Contents

---

<b>1</b>	<b>Product profile</b> . . . . .	<b>1</b>
1.1	General description . . . . .	1
1.2	Features and benefits . . . . .	1
1.3	Applications . . . . .	1
<b>2</b>	<b>Pinning information</b> . . . . .	<b>2</b>
<b>3</b>	<b>Ordering information</b> . . . . .	<b>2</b>
<b>4</b>	<b>Limiting values</b> . . . . .	<b>2</b>
<b>5</b>	<b>Thermal characteristics</b> . . . . .	<b>2</b>
<b>6</b>	<b>Characteristics</b> . . . . .	<b>3</b>
<b>7</b>	<b>Test information</b> . . . . .	<b>4</b>
7.1	Ruggedness in Doherty operation . . . . .	4
7.2	Impedance information . . . . .	4
7.3	Recommended impedances for Doherty design	5
7.4	Test circuit . . . . .	6
7.5	Graphical data . . . . .	7
7.5.1	CW pulsed . . . . .	7
7.5.2	2-Carrier W-CDMA . . . . .	8
7.5.3	1-Carrier W-CDMA . . . . .	9
<b>8</b>	<b>Package outline</b> . . . . .	<b>11</b>
<b>9</b>	<b>Handling information</b> . . . . .	<b>12</b>
<b>10</b>	<b>Abbreviations</b> . . . . .	<b>12</b>
<b>11</b>	<b>Revision history</b> . . . . .	<b>12</b>
<b>12</b>	<b>Legal information</b> . . . . .	<b>13</b>
12.1	Data sheet status . . . . .	13
12.2	Definitions . . . . .	13
12.3	Disclaimers . . . . .	13
12.4	Trademarks . . . . .	14
<b>13</b>	<b>Contact information</b> . . . . .	<b>14</b>
<b>14</b>	<b>Contents</b> . . . . .	<b>15</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 12 July 2013

Document identifier: BLF8G20LS-260A